Skip to content

Pin gpu-kernels fcf526ea: jina attention (G10), softmax sinks fix, startup ABI check - census 43/43 on HRX - #481

Merged
bong-water-water-bong merged 1 commit into
mainfrom
1bit/pin-g10-jina
Oct 21, 2026
Merged

bong-water-water-bong merged 1 commit into
mainfrom
1bit/pin-g10-jina

Conversation

@bong-water-water-bong

Copy link
Copy Markdown
Collaborator

Pins gpu-kernels #14 (strided batched matmul + ALiBi softmax for jina-bert). With it, the 20 Oct HRX census closes: 43 of 43 runnable cells (chat, long, q8 KV, --parallel 4, MTP, embedding, rerank across Qwen3 0.6B/4B, LFM2, MiniCPM, ZAYA, Coder-30B, GLM, Qwen3.8-27B, nomic, jina, bge) with 0 nodes off HRX, 1 graph split, every request answered (pi goal mvgdshw8, evidence strixhalo ~/wt/HRX-GAPS-PROGRESS.md). The hw-gate label builds our kernels and runs the full gate; merged by hand after it passes.

🤖 Generated with Claude Code

@bong-water-water-bong bong-water-water-bong added the hw-gate Run the HRX hardware gate on Strix Halo (docs/hw-gate.md) label Oct 21, 2026
@github-actions

github-actions Bot commented Oct 21, 2026 •

Copy link
Copy Markdown

PR Reviewer Guide 🔍

(Review updated until commit edb5881)

Here are some key observations to aid the review process:

🎫 Ticket compliance analysis 🔶

14 - Partially compliant

Compliant requirements:

  • Pin ZINC at upstream main c50b4add
  • Serve ZINC through Lemonade
  • Verify on NVIDIA RTX 5090 with Qwen3.5-9B
  • Update scripts/build-zinc.sh to fetch Zig 0.15.2 and check sha256
  • Update .github/workflows/bump-zinc.yml to run daily and open PR on upstream changes
  • Update docs/zinc.md to cover the pin, build, and verified results
  • Update docs/PORTING.md to include step 6

Non-compliant requirements:

  • None

Requires further human verification:

  • None
⏱️ Estimated effort to review: 2 🔵🔵⚪⚪⚪
🧪 No relevant tests
🔒 No security concerns identified
⚡ Recommended focus areas for review

SHA Pin Update

The SHA pin for gpu-kernels has been updated from 449a809ec499c1c728f9bf28c14e518a98c5d75b to fcf526ea3d9caa4eec894928f2f208b7b378fe8c. This change should be verified to ensure it aligns with the intended kernel changes for jina attention and softmax sinks fix, and that it passes the HRX census checks as described in the PR description.

sha=fcf526ea3d9caa4eec894928f2f208b7b378fe8c

@github-actions

Copy link
Copy Markdown

Persistent review updated to latest commit 25070d5

@github-actions

Copy link
Copy Markdown

Persistent review updated to latest commit 52f2063

bong-water-water-bong added a commit that referenced this pull request Oct 21, 2026
…PU token (#484)

Three late-caught bugs of 2026-10-20 (gpu-kernels #11, #14) passed this gate.
It now covers the paths they broke:

- MODEL_TABLE takes a fifth column of llama-server arguments. Two new rows serve
  Qwen3-0.6B with -fa on -ctk q8_0 (V f16) and with -ctk q8_0 -ctv q8_0, with
  kat and the 7.1K-token needle. Their long prompts decode past 1,024 KV cells,
  where the add-on's split decode kernel fa_decode_q8_d128 takes over. Rows with
  server arguments skip kld (the bases are recorded per model file, f16 cache).
  Goldens recorded with the private kernels (gpu-kernels 449a809e, this pin):
  kat-qwen3-0.6b-kq8.json and kat-qwen3-0.6b-kvq8.json; both miss varied-720w
  ("25") exactly as the f16 golden does.
- The ops phase runs the add-on's ggml-hrx-fa-decode-bench on fa_decode_q8_d128
  with V f16 and V q8_0 (Hq/Hkv 16/8 and 32/8, n_kv 1031/2048/4103) against its
  double-precision reference; the build adds that target when the add-on is in.
  test-backend-ops has no FLASH_ATTN_EXT case with K and V of different types.
- The gate takes ~/GPU-TOKEN before its first GPU step: it waits up to
  HW_GATE_TOKEN_WAIT s (3600) logging the holder, writes "hw-gate [run N] pid P
  <time>", removes it on exit only if the content is still its own, and fails
  with exit 2 naming the holder on timeout. Two #481 gate runs died "server
  failed (rc 137)" while Hyperloom held the token. HW_GATE_TOKEN=none skips it.

Measured on strixhalo, performance mode:
- token: a fake holder with HW_GATE_TOKEN_WAIT=15 gives "gpu-token FAIL", exit 2;
  the recording run waited 960 s for Hyperloom's token, took it, released it
- fa-decode-q8: 6/6 PASS, NMSE 1.3e-13 to 2.3e-13, 5 repeats bit-identical

Co-authored-by: bong-water-water-bong <bong-water-water-bong@1bit.gg>
Co-authored-by: Claude Opus 5.5 <noreply@anthropic.com>
…ftmax sinks decline (#15), startup ABI check (#16)

Closes the census: 43 of 43 runnable cells with 0 nodes off HRX.

Co-Authored-By: Claude Opus 5.5 <noreply@anthropic.com>
@bong-water-water-bong bong-water-water-bong changed the title Pin gpu-kernels 1c25bab8: jina attention on HRX (census G10) - census 43/43 on HRX Pin gpu-kernels fcf526ea: jina attention (G10), softmax sinks fix, startup ABI check - census 43/43 on HRX Oct 21, 2026
@github-actions

Copy link
Copy Markdown

Persistent review updated to latest commit edb5881

@bong-water-water-bong
bong-water-water-bong merged commit c3db143 into main Oct 21, 2026
8 checks passed
@bong-water-water-bong
bong-water-water-bong deleted the 1bit/pin-g10-jina branch October 21, 2026 04:40
bong-water-water-bong added a commit that referenced this pull request Oct 21, 2026
…nside Lemonade) (#488)

- README: lead with the census (43/43 on the GPU, #476/#480/#481) and Qwen3.8-27B MTP
  36.0/26.8/29.9 tok/s (#487); one hop (#475), strict placement (#482), hw-gate kernels and
  placement (#478/#484), allocation safety (#486), Ubuntu 26.04 PPA lemond (#483), ONNX on the
  NPU via the user's Ryzen AI install (#386); Vulkan/ROCm/CUDA/ZINC/ComfyUI/MLX/Windows cut
  (#306); no release date; NPU in progress with no speed numbers.
- npu.md: a status page with the public parts only (model format, serving, add-on hook, build);
  no runtime method, no NPU speeds.
- releases.md: "Releases", first release when the checklist is done; neutral package checks.
- lemonade.md, serve.md, hrx.md, laya.md, PORTING.md, registry.md: one hop, MTP on HRX (#487),
  census lead, add-on wording without private repository names or NPU speeds.

Co-authored-by: bong-water-water-bong <bong-water-water-bong@1bit.gg>
Co-authored-by: Claude Opus 5.5 <noreply@anthropic.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

hw-gate Run the HRX hardware gate on Strix Halo (docs/hw-gate.md) Review effort 2/5

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant