Skip to content

Pin llama.cpp 96f81977: query-chunk prompt FA, ROPE token chunks, int4 SwiGLU prefill opt-in (27B KLD base re-recorded) - #493

Merged
bong-water-water-bong merged 2 commits into
mainfrom
1bit/pin-llama-96f81977
Oct 21, 2026
Merged

bong-water-water-bong merged 2 commits into
mainfrom
1bit/pin-llama-96f81977

Conversation

@bong-water-water-bong

Copy link
Copy Markdown
Collaborator

llama.cpp 96f81977 (fork #120, #122, #121 on 5dcf6623):

scripts/hw-gate.sh --bin on a private build (this llama.cpp + hrx-system 82804197 + gpu-kernels
08bb2241, strixhalo performance mode), check mode: PASS on every row (ops 667/667, kat, needle,
placement, kld). The 27B kld row moved, as expected from #121: mean KLD 0.000000 -> 0.002222
(p99 0.01868, same top 97.65%, limit 0.01) against the base recorded with the int4 path on.
The 27B base is re-recorded on that same build (scripts/hw-gate.sh --phases kld --models
qwen3.8-27b --record): manifest sha256 d2f9a8af -> a31cb56c; the previous base file is kept on
strixhalo as ~/.cache/hw-gate/kld/qwen3.8-27b.kld.pre-96f81977. Measured directly: the new
default is the exact path - 27B -ub 2048 against the -ub 4096 logits 0.001949 -> 0.000003,
PPL (c4096) 6.7183 -> 6.7097, PPL (c512, the gate args) 6.6835 -> 6.6381.

Auto-merge is off on purpose: merge by hand after the hw_gate job passes. Until this merges, a gate run of main on strixhalo will fail the 27B kld verify (the shared store now holds the new base; the old one is the .pre-96f81977 file next to it).

🤖 Generated with Claude Code

…4 SwiGLU prefill opt-in (27B KLD base re-recorded)

llama.cpp 96f81977 (fork #120, #122, #121 on 5dcf6623):
- #120: prompt flash attention above 2048 query rows as query chunks (27B -ub 4096: 6.5 -> 588 tok/s).
- #122: ROPE above 2048 tokens as token chunks (Qwen3-4B now runs -ub 4096; KLD 0.000002).
- #121: the int4-activation SwiGLU prefill (symmetric_i4_q8_plane) is opt-in,
  GGML_HRX_SYMMETRIC_I4_PREFILL=1. 27B prefill speed -0.0..-0.7% (interleaved x3).

scripts/hw-gate.sh --bin on a private build (this llama.cpp + hrx-system 82804197 + gpu-kernels
08bb2241, strixhalo performance mode), check mode: PASS on every row (ops 667/667, kat, needle,
placement, kld). The 27B kld row moved, as expected from #121: mean KLD 0.000000 -> 0.002222
(p99 0.01868, same top 97.65%, limit 0.01) against the base recorded with the int4 path on.
The 27B base is re-recorded on that same build (scripts/hw-gate.sh --phases kld --models
qwen3.8-27b --record): manifest sha256 d2f9a8af -> a31cb56c; the previous base file is kept on
strixhalo as ~/.cache/hw-gate/kld/qwen3.8-27b.kld.pre-96f81977. Measured directly: the new
default is the exact path - 27B -ub 2048 against the -ub 4096 logits 0.001949 -> 0.000003,
PPL (c4096) 6.7183 -> 6.7097, PPL (c512, the gate args) 6.6835 -> 6.6381.

Co-Authored-By: Claude Opus 5.5 <noreply@anthropic.com>
@bong-water-water-bong
bong-water-water-bong merged commit f9fe350 into main Oct 21, 2026
8 of 10 checks passed
@bong-water-water-bong
bong-water-water-bong deleted the 1bit/pin-llama-96f81977 branch October 21, 2026 19:10
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

hw-gate Run the HRX hardware gate on Strix Halo (docs/hw-gate.md)

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant