Skip to content

riscv: preserve compressed jump targets and correct ARM64 immediates - #324

Merged
LekKit merged 1 commit into
LekKit:stagingfrom
jdieter:fix-cpu
Oct 5, 2026
Merged

LekKit merged 1 commit into
LekKit:stagingfrom
jdieter:fix-cpu

Conversation

@jdieter

@jdieter jdieter commented Oct 5, 2026

Copy link
Copy Markdown
Contributor

Read c.jalr targets before updating ra, finalize empty cross-page jump traces, and correct unscaled opcodes, INT64_MIN comparisons and zero-register arithmetic.

Read c.jalr targets before updating ra, finalize empty cross-page jump
traces, and correct unscaled opcodes, INT64_MIN comparisons and
zero-register arithmetic.

Assisted-By: GPT-6 <noreply@openai.com>
Signed-off-by: Jonathan Dieter <jdieter@resf.org>
@jdieter

jdieter commented Oct 5, 2026

Copy link
Copy Markdown
Contributor Author

This fixes a number of bugs I ran into on ARM.

I have a number of other patches that both fix bugs and add new functionality, particularly around userspace, as we're looking to use RVVM to build RISC-V packages for Rocky. Once I've made sure my patches fit your requirements, I'll start submitting the others.

@LekKit
LekKit merged commit aa8a909 into LekKit:staging Oct 5, 2026
15 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants